

## NOVEL 1-BIT FULL-ADDER CELL WITH ULTRA-LOW DELAY, PDP AND EDP

M. SADEGHI<sup>1</sup>, J. RAJABI<sup>2</sup> & A. GOLMAKANI<sup>3</sup>

<sup>1</sup>Student, Department in Electronic and Computer Engineering, Sadjad Institute for Higher Education, Mashhad, Iran

<sup>2</sup>Graduate, Department in Electronic and Computer Engineering, Shahrood University of Technology,  
Shahrood, Semnan, Iran

<sup>3</sup>Assistant Professor, Department in Electrical Engineering, Sadjad Institute for Higher Education, Mashhad, Iran

### ABSTRACT

The increasing demand for the high fidelity devices has laid emphasis on the development of high speed, low power and high performance systems. The 1-bit full-adder circuit is very important component in the design of application specific integrated circuits. This paper presents a novel ultra-low delay, PDP and EDP full-adder based on pass-transistor and TG techniques. The main advantage of this design is very low propagation delay, which leads to achieving lower PDP and EDP than 14T full adder. Intensive HSPICE simulation shows that the new full-adder consumes around 10.5% less power than 14T adder, moreover its propagation around delay 10% less than 14T full-adder. We have compared 14T full adder with proposed full-adder .Simulation has been carried out by HSPICE in 0.18 $\mu$ m technology at 1.8V supply voltage.

**KEYWORDS:** TG, Pass-Transistor, PDP, EDP